double data rate (DDR) type three synchronous dynamic random access memory

learn more…

about the input amplitude


Hi guys, I feel fuzzy about the input waveform's amplitude in ddr3, is it right if the amplitude exc......

asked by NIUL

4 years 6 months 4 days

0

votes

0

answers
3995 views

Do SERDES interfaces need Power Aware SI channel ......


*Hi Team,*Could anybody let me know the importance of Power Aware simulation in todayHigh Speed appl......

asked by rameshp3note lastest answer by chris.cheng

5 years 7 months 18 days

0

votes

2

answers
2809 views

DDR3 output timing uncertainty question.


Hi all,How does one estimate the relative output timing uncertainty, between DQ and DQS, for a DDR3 ......

asked by DBanas lastest answer by John.Ellis

5 years 8 months 27 days

0

votes

7

answers
3901 views

Ac threshold timings


Hi ExpertsHere's my question.In ddr3 simulation I have come across AC175, AC150 & AC135.I have confu......

asked by kalyan.krishnan02 lastest answer by kalyan.krishnan02

6 years 9 days

0

votes

5

answers
4214 views

Derating values for DDR3-800/1066/1333/1600 tDS/t......


HI experts:why dose the dq slew rate increase,the tDS and tDH increases at the sametime?Best Regards......

asked by hanmoggq lastest answer by hanmoggq

6 years 11 days

0

votes

6

answers
3475 views

IBIS model for High Impedance State


Samsung Enterprise Portal mySingleP { MARGIN-BOTTOM: 5px; FONT-SIZE: 9pt; FONT-FAMILY: ±¼¸²Ã¼, arial......

asked by sangho9.lee lastest answer by Arpad_Muranyi

6 years 1 month 6 days

0

votes

1

answers
2464 views

IBIS 5.0 model for DDR3 component


Hello experts,In the frame of my research work for my Ph. D. thesis in the field of Power Integrity,......

asked by benoit.goral lastest answer by ferhatyaldiz

6 years 1 month 13 days

0

votes

1

answers
3392 views

Tri-state level of DQ signal in DDR3L


Hi,We are capturing DDR3L signals for DVT ( Detailed Validation). Tek Scopecan't able to understand ......

asked by malli.1729 lastest answer by Hermann.Ruckerbauer

6 years 1 month 25 days

0

votes

1

answers
2475 views

How to estimating signal waveforms at inaccessib......


Dear All: You may treat this question as a follow up discussion of recently hot discussion "t......

asked by luliu lastest answer by luliu

6 years 3 months 1 day

0

votes

5

answers
3228 views

IBIS Speed Support - DDR3


Hi Experts,In DDR3 IBIS File, few vendors provide the supported speed with voltage.For Example: 1066......

asked by shankar.electronics lastest answer by shankar.electronics

6 years 3 months 3 days

0

votes

2

answers
2764 views

DDR3 DQ-DSQ skew over temperature


Dear all,In read leveling procedure DQS and DQ signals are aligned in the controllerso that optimum ......

asked by bbakshan lastest answer by Hermann.Ruckerbauer

6 years 3 months 17 days

0

votes

1

answers
2667 views

DDR3 16bit interfaces


Hello all,I would like to ask your help with the following:With 16bit DRAM interfaces we have both U......

asked by bbakshan lastest answer by Hermann.Ruckerbauer

6 years 4 months 5 days

0

votes

1

answers
2397 views

DDR3 - DQ lines in idle state


Hello all,I'm now deep into study of DDR3 and more specifically covering theterminations in READ / W......

asked by bbakshan lastest answer by Hermann.Ruckerbauer

6 years 4 months 7 days

1

votes

3

answers
3291 views

S-Parameter view for multiDrop bus


Hello Experts,I struggeled with this one several times in the past and maybe somebodyhas some answer......

asked by Hermann.Ruckerbauer lastest answer by Hermann.Ruckerbauer

6 years 4 months 14 days

0

votes

5

answers
3427 views

DDR3 Memory Power Measurement


Hi Experts,I am trying to measure DDR3 total power consumption and needed some help.The challenge is......

asked by Venu.VenugopalUllerahally lastest answer by yonghui.sky

6 years 6 months 5 days

0

votes

1

answers
2208 views

Free Signal Integrity Analysis Workshop at ANSYS ......


Hi All,ANSYS is hosting a free workshop on "Signal Integrity Analysis usingSIwave", at their Irvine ......

asked by margaret.schmitt

6 years 6 months 10 days

0

votes

0

answers
2430 views

bit inversion in DDR3


Hello experts.DDR4 has got new feature of bit-inversion to control SSN jitteris it possible to imple......

asked by dmarc-noreply lastest answer by Hermann.Ruckerbauer

6 years 6 months 28 days

0

votes

1

answers
2319 views

Free Signal Integrity Analysis Workshops in Septe......


Hi All,ANSYS will host free "Lunch & Learn" workshops on Signal Integrity Analysisat their San Jose ......

asked by margaret.schmitt

6 years 7 months 24 days

0

votes

0

answers
2183 views

ddr3 Vtt sso issue


In our test setup we measured a surge of up to 500mV on Vtt when all addresses switch  (qty = 20) fr......

asked by dmarc-noreply lastest answer by paul.taddonio

6 years 10 months 15 days

0

votes

5

answers
2697 views

DDR3 on die termination and ZQ


'±¥êí³óhÀ?¦½êòr?ߺǝiº.¶Ø^84è?0ÑÛðÃGáë"¶?åË+?ú+¶°®+b?)z¶­??ÛyÆ®±ê¶­z¹¢«b¢|!zzÞqè¯?xjÖÿwH?z0......

asked by jinfeng

6 years 11 months 11 days

0

votes

0

answers
2138 views
Looking for more? Browse the complete list of questions, or popular tags. Help us answer unanswered questions.