specific to the GNU/Linux operating system. If your question has nothing to do with Linux APIs or Linux-specific behavior you should not use this tag, even if you

learn more…

Common mode and differential mode return loss usi......


Hi All,My spice simulator does not support s-parameter port simulation.So, I am using equations to f......

asked by rohitprodigy

4 years 7 months 19 days

0

votes

0

answers
2067 views

Impact of pad cap on return loss


Hello Experts,I am designing a package for a 12 Gbps Serdes.The package layout is showing a differen......

asked by amit.j.kumar lastest answer by al

4 years 11 months 20 days

0

votes

6

answers
3373 views

Origin of Return Loss In SERDES Spec's


Experts,I have a few questions about why and the way in which return loss is spec'd in various stand......

asked by kowal_edward2007

5 years 5 months 6 days

0

votes

0

answers
2177 views

S-Parameter model interpretation.


Hi All,  Am running s-parameter model extraction for IC Packages.I have defined the port b/w Die P......

asked by dmarc-noreply lastest answer by goswamisurjendra

5 years 8 months 7 days

0

votes

1

answers
2191 views

return loss of whole channel


Dear si-listers,Merry Christmas!While many of you are inside the holiday aura I wish a little bit te......

asked by sherman.chen lastest answer by sherman.chen

5 years 10 months

0

votes

3

answers
2216 views

Reg: Balun return loss


Hi Experts,I have downloaded two Balun S parameter models(.s3p) from manufacturerwebsite. Port defi......

asked by sukumarm

6 years 2 months 20 days

0

votes

0

answers
1815 views

Bandwitdh of Balun


Hi Guru'sWe are testing a ceramic Balun ( 5.1 Ghz to 5.9 Ghz ) , from a popular Vendor .The Vendor's......

asked by sunil_bharadwaz lastest answer by Gert.Havermann

6 years 9 months 18 days

0

votes

2

answers
2017 views

WG: Re:AW: A query in High speed Signal Integrity......


Hi Tesla,Return Loss is basically the same as vswr, thus a bad RL means a bad vswr, means that the s......

asked by Gert.Havermann

7 years 8 months 9 days

0

votes

0

answers
1711 views

A query in High speed Signal Integrity analysis


Hi ,I'm currently working on a design that operates at 6GBps. It's a Pre-SI analysis and when I loo......

asked by nithin-bharadwaj lastest answer by Gert.Havermann

7 years 8 months 11 days

0

votes

17

answers
1706 views

Via insertion loss


Hi all,I'm trying to find via insertion loss in a RF path that has a antennaconnector on one end, fo......

asked by praveenkumardr lastest answer by jory_mckinley

8 years 2 months 1 day

0

votes

2

answers
2068 views

HSPICE query


Hi,I am working on a project that uses a 6-pair X 4-wafer connector with 24 differential pairs of 10......

asked by kiran.kumar10 lastest answer by kiran.kumar10

8 years 4 months 16 days

0

votes

11

answers
2431 views

Temperature effects on backplanes?


Overt the last few years, I've been asked to support a mechanism whereby the transmitter's and rece......

asked by David.Bond lastest answer by weirsi

8 years 5 months 18 days

0

votes

4

answers
2072 views

SV: Re: Effects of anti-pad diameter on SDD11 for......


Hi Pehr,Normally the return loss should become better at both high and low frequencies when increasi......

asked by peter.siljehov

8 years 6 months 11 days

0

votes

0

answers
1797 views

Effects of anti-pad diameter on SDD11 for differe......


Hello fellow SI engineers!I have noticed when running some simulation of vias, that by varyinganti-p......

asked by andersson.pehr lastest answer by markfilipov81

8 years 6 months 13 days

0

votes

2

answers
1752 views

Via modeling shows strange behavior


Hi Experts,I am doing via modeling using Cadence PCB SI GXL. I have a 6-layer stackup, and via is c......

asked by Ravinder.Ajmani lastest answer by weirsi

8 years 7 months 7 days

0

votes

5

answers
1661 views

Bogatin Speed Training Event at DesignCon 2012


Hi folks-In case you missed my Speed Training event at DesignCon 2012 on"How Return Loss Gets its Ri......

asked by eric

8 years 8 months 22 days

0

votes

0

answers
1598 views

PCIe Gen3


Hi ExpertsI want to do PCIe Gen3 (8Gb/s) simulations.What is maximum trace length allowable for PCIe......

asked by karthikeyavelan.kandasamy lastest answer by Joseph.Schachner

8 years 8 months 4 days

0

votes

6

answers
1800 views

Speed training- how return loss gets its ripples


Hi folks-If you are at DesignCon 2012, please join me for a new kind ofevent: Speed Training. In 45 ......

asked by eric

8 years 9 months 18 days

0

votes

0

answers
1499 views
Looking for more? Browse the complete list of questions, or popular tags. Help us answer unanswered questions.