the ratio of the voltage phasor to the electric current phasor.

learn more…

Re: si-list Digest V16 #24


A few things to recognize, folksFirst, ANYONE can build an averaged model which is state space plane......

asked by Steve lastest answer by Steve

4 years 8 months 7 days

0

votes

3

answers
3339 views

Fwd: VRM bode plot transformation into output imp


---------- Forwarded message ----------From: Don Pakbaz Date: Wed, Jan 13, 2016 at 8:43 AMSubject: V......

asked by don.pakbaz

4 years 8 months 7 days

0

votes

0

answers
2334 views

VRM bode plot transformation into output imp prof......


Hi,This post is about theories on VRM modelling.For power integrity analysis ideally we should combi......

asked by buenoshun lastest answer by jun.zhou

4 years 8 months 7 days

0

votes

13

answers
4387 views

There are not 2, there are six ... How to specify......


Jeff,If your design is limited to simple through hole vias, then two hole sizes are required - finis......

asked by wkatz

4 years 8 months 13 days

0

votes

0

answers
2127 views

Generic vs. specific stackups for PCB designers


I have a question targeted at the design and signal integrity engineersâ??perspective, not PCB fabri......

asked by jeff.loyer lastest answer by buenoshun

4 years 9 months 20 days

0

votes

2

answers
3825 views

Creating S parameter model for simulation


Hello Experts,I would like to study the impact of different routing on mounted inductance for decoup......

asked by benoit.goral lastest answer by istvan.novak

4 years 9 months 13 days

0

votes

1

answers
2589 views

Impact of pad cap on return loss


Hello Experts,I am designing a package for a 12 Gbps Serdes.The package layout is showing a differen......

asked by amit.j.kumar lastest answer by al

4 years 10 months 24 days

0

votes

6

answers
3305 views

Wiring Harnessing SI Question


HI all --Hoping that list can shed some light on some wire harness related SIquestions at some very,......

asked by movax lastest answer by corley

4 years 10 months 26 days

0

votes

4

answers
3161 views

Free Transmission Line Calculator


Hi,I've recently returned to consluting work and have the opportunity torelease some tools I develop......

asked by tim lastest answer by michael.huang

4 years 10 months

0

votes

4

answers
3125 views

Characterizing PCB Impedance in Coplanar Structur......


Hi Folks,Hopefully this is an easy one for someone out there, but I need some insight. I'm using a 2......

asked by brian.p.moran lastest answer by leeritchey

4 years 10 months 15 days

0

votes

5

answers
2673 views

Testing DVI Cables


Can someone point me to a company that can test DVI cables?I need to perform a TDR test for the foll......

asked by charles lastest answer by al

4 years 10 months 15 days

0

votes

1

answers
2123 views

Controlled impedance substrate design


Hello All SI expertsi'm designing 2 layer chip substrate ( not board) that should havedifferential 1......

asked by qantrix

4 years 10 months 16 days

0

votes

0

answers
2086 views

differential signal driver\ receiver


Hello,The diffrerantial communication spec:The Lines: H,LVoltage levels: 0-5vLogic:True: H =5v ,L =0......

asked by shimonakrish

4 years 10 months 16 days

0

votes

0

answers
2194 views

PDN impedance measurements


Hi gurus,Please forgive my ignorance, but could someone enlighten me on what are the limitations of ......

asked by matusov lastest answer by corley

4 years 10 months 17 days

0

votes

7

answers
3105 views

[SI-LIST]: Output impedance of Open source Curren......


Hi All,I am trying to simulate HCSL open source current driver.IBIS file of the driver has falling a......

asked by ah.vinod lastest answer by Arpad_Muranyi

4 years 11 months 17 days

0

votes

1

answers
2375 views
5 years 28 days

0

votes

7

answers
2649 views

What does an unpowered FPGA output look like on a......


Hello SI-list!Trying to figure out if an unpowered, area array FPGA output is connected to PCB using......

asked by jnieznan lastest answer by tom

5 years 17 days

0

votes

3

answers
2956 views

Do SERDES interfaces need Power Aware SI channel ......


*Hi Team,*Could anybody let me know the importance of Power Aware simulation in todayHigh Speed appl......

asked by rameshp3note lastest answer by chris.cheng

5 years 18 days

0

votes

2

answers
2504 views

Varying the Reference Impedance of S21


I have a S21 based on 50 Ohm reference impedance. Does anyone know how to transform the S21 with ref......

asked by dmarc-noreply-outsider lastest answer by DBanas

5 years 20 days

0

votes

2

answers
2172 views
5 years 1 month 25 days

0

votes

9

answers
3378 views
Looking for more? Browse the complete list of questions, or popular tags. Help us answer unanswered questions.